Discussion:
What determines PCI-e capabilities per chipset in coreboot? (ie: pcie register space)
(too old to reply)
T***@gmx.com
2018-10-14 21:36:22 UTC
Permalink
What I want to do is fix the SR5690/SR56xx capabilities list to reflect
what is actually documented rather than what currently functions.

It is lacking ARI, ATS and a few other things although it has ACS I am
not sure exactly what enables it at the moment either coreboot or
quirked in linux.
--
coreboot mailing list: ***@coreboot.org
https://mail.coreboot.org/mailman/listinfo/coreboot
Loading...